Abstract-In plasma immersion ion implantation (PIII) of planar samples such as silicon wafers in the PIII-ion-cut as well as separation by plasma implantation of oxygen (SPIMOX) processes, the only important ions are the ones arriving at the top surface. Ions implanted into the other surfaces are, in fact, undesirable as they reduce the efficiency of the power supply and plasma source and give rise to metallic contamination. We have demonstrated direct-current PIII (DC-PIII) by using a grounded grid to separate the vacuum chamber for planar sample implantation. The advantages include lower equipment cost, higher power and time efficiency, larger impact energy, and last but not least, smaller instrument footprint. In this paper, we investigate the control of the implantation area by adjusting the radius of the extraction hole, the distance between the conducting grid and the sample, and the radius of the wafer stage. Theoretical simulation is conducted using particle-in-cell and experiments are also carried out. Our results indicate that the implanted area increases with the radius of the extraction hole and wafer stage, but decreases with a larger distance between the grid and sample. The effects of the extraction hole radius are the largest, followed by the placement of the sample to the conducting grid . The wafer stage poses the least influence in this respect, but a proper wafer stage dimension improves the lateral implant dose and incident angle homogeneity. Our simulation and experimental results suggest optimal ratios of these parameters for each wafer size.
Control of Implantation Area in Direct-Current Plasma Immersion Ion Implantation (DC-PIII) I . INTRODUCTION B EAM-LINE ion implantation is the traditional means to fabricate commercial silicon-on-insulator (SOI), but the need to scan the ion beam makes it a fairly costly technique especially for large wafers [1] . Plasma immersion ion implantation (PIII) has been demonstrated to be an excellent technique to treat large and irregularly shaped components as well as planar samples in many microelectronic applications [1] [2] [3] [4] [5] [6] [7] [8] . Typically, PIII experiments are conducted in the pulsed mode with pulse durations ranging from several microseconds to several tens of microseconds. However, pulsed-mode PIII has several drawbacks. First, stray ions impacting the edge and bottom parts of the wafer stage do not contribute to the useful dose, but they can sputter metallic ions from these surfaces and reduce Manuscript the efficiency of the power modulator. Second, the duty cycle in pulsed-mode PIII is typically quite low. This, however, can be beneficial if sample cooling is not adequate, but with sufficient sample cooling, the efficiency is not optimized. Third, the finite rise and fall times of the voltage pulses can introduce low-energy ion implantation. These low-energy ions broaden the implant in-depth distribution and introduce unnecessary damage that may affect the yield of the SOI fabrication process. In particular, a broad oxygen distribution may make precise control of the thickness of the silicon layer in the SPIMOX process difficult. Steady-state directed-current PIII (DC-PIII) is a novel technique especially suitable for the processing of planar objects like silicon wafer. This process boasts high quality, high throughput, and low-instrument footprint, making it more acceptable to the semiconductor community than pulsed mode PIII [9] , [10] . The cost of the equipment can also be reduced, as only a dc power supply is required in lieu of the expensive power modulator used in conventional PIII. In DC-PIII, the target is biased using a negative dc voltage while the vacuum chamber is separated into two parts with a conducting grid made of a compatible material (such as silicon coating) to avoid contamination, as shown in Fig. 1 . The purposes of introducing the conducting grid are to confine the plasma inside the top chamber, to stop the expansion of ion sheath beyond the grid to avoid plasma extinction, and to enhance stability enabling long-pulse and dc operation. As the plasma is confined above the grid, the loss of ions and electrons in the plasma is subsequently small [11] , and so the efficiency of the plasma source is enhanced. The use of a variable extracting hole in the grid can efficiently control both the amount of the "drifting out" ions and implantation area, alleviate ion loss, and minimize contamination due to sputtering of the side and bottom of the exposed sample stage. Besides, as there is no voltage rise or fall time in DC-PIII, the low-energy ion component can be dramatically reduced. Normal angle implantation across the entire wafer can be more easily achieved because in steady-state DC-PIII, the ion sheath has already propagated to the grid and ions only track the electric field between the top surface of the sample and grid. All in all, more precise control and better efficiency can be accomplished using DC-PIII. This paper focuses on the determination and control of the implantation area by adjusting the radius of the extraction hole , the distance between the conducting grid and the sample , and the radius of the wafer stage . We theoretically and experimentally determine their relationship and contributions. 
II. NUMERICAL SIMULATION AND EXPERIMENT
The simulation is conducted using particle-in-cell (PIC) [12] [13] [14] [15] [16] modeling with the following five assumptions.
1) The potential above the grid reflects the plasma potential and positive ions diffusing into the lower part of the grid according to the density gradient are considered as a sheet of particles/ions just below the conducting grid. 2) Ions are accelerated by the electric field as soon as they diffuse through the grid, and initially, there is no plasma in the lower part. 3) New ions extracted from the grid hole will be placed at the same location. 4) The space charge density is approximately equal to zero in the lower part during the dc mode. 5) Secondary electrons created during implantation are immediately absorbed by the chamber walls and grounded grid. As the lower part of the chamber has a cylindrical symmetry, the simulation region can be reduced to a plane shown in Fig. 1 . The extension of the potential beneath the grid can be solved by Laplace's equation in two-dimensional (2-D) cylindrical coordinates (1) The centered difference approach [17] is used to approximate the potential and Therefore, (1) can be rewritten in a 2-D coordinate system as 1
The trajectories and motions of ions are governed by Newton's equation of motion in cylindrical coordinates. The interior dimensions of the instrument are based on our semiconductor DC-PIII apparatus. The radius and height of the vacuum chamber are 38 and 100 cm, respectively. The 5.6-cm-thick silicon wafer chuck is supported by a metal rod 0.65 cm in radius and of variable length connected to a high negative voltage. The radius of the grid distance between the grid and sample , as well as the radius of the wafer , can be varied. Hydrogen ions are chosen for the simulation and experiments since a high hydrogen implant dose will create blistering on the silicon surface enabling easy determination of the implantation area. Hydrogen implantation was carried out using 20-kV target bias at a working pressure at 3.5 10 torr for 3 min. The implantation dose based on previous secondary ion mass spectrometry (SIMS) analysis was in the range of 1 to 2 10 cm and to create surface blistering, the silicon wafer was annealed in air at 550 C for 1 h.
III. RESULTS AND DISCUSSION
Different placements of the sample holder geometry affect the local electric field and the ion trajectories. Fig. 2 shows the potential contour plot for a 100-or 150-mm wafer stage at 20-kV applied voltage for or 20 cm. Comparing Fig. 2 (c) and 2(d) to 2(a) and 2(b), flatter contours are observed when the sample stage is closer to the grid. We can also change the potential contours by using different sample stage geometry, for instance, by increasing the dimension of the wafer holder using a guard-ring [18] and adopting a beveled edge on the bottom of the sample chuck [19] .
In general, the incident angle of the ions does not depend on the charge state and mass of the ions but is inherently determined by the local electric field in the lower part of the chamber, the tangential angle of the change of the axial potential, and the change of the radial potential (2) In steady-state DC-PIII, since the ion sheath has already reached the grid and ions from the top chamber are pulled immediately through the grid hole by the electric field exerted by the sample chuck, flat field contours reduce nonnormal angle incidence while not distorting and broadening the depth profile. This is crucial for ion-cut/layer transfer and SPIMOX for precise control of the thickness of SOI as well as reduction of the damaged zone.
Five representative ion trajectories are displayed in Fig. 3 to describe the influence of the implantation area using different instrumental setups. The ion trajectories exhibited in Fig.3 (a) and 3(b) are derived using a 150-mm stage, 30-cm grid radius, and different values of . The incident ions impact mainly the midplane of the stage, and some ions overlap, cross each other, and impinge into the other side of the stage. Even by raising the stage to be closer to the grid as depicted in Fig. 3(b) to achieve disk-like shape potential contours for a larger implantation area, overlapping of the impinging ions cannot be overcome. Fig. 3(c)-3(e) shows the results of smaller grid size. Although the situation is improved, some of the ions are still implanted into the edge of the stage or supporting rod. Such phenomena are undesirable because of the introduction of sputtered contamination [18] . Therefore, to accomplish 100% top surface implantation and control the implantation area, a proper relationship among the radius of the wafer stage , radius of the grid , and distance between the grid to the top of the stage is necessary. In accordance with our previous works [20] , the optimal ratio for long pulse/DC-PIII 1 4 2.5 2. Accordingly, a disk-like chamber, unlike a cylindrical chamber commonly used in pulsed mode PIII, is more suitable for long pulse/DC-PIII. Our work shows that varying the grid hole and the distance has a large impact on implant uniformity and area.
Two series of experiments were carried out to investigate the relationship between and . Silicon wafers of 150-mm diameter were implanted using hydrogen DC-PIII at a hydrogen pressure of 0.35 mtorr for 3 min. The samples were subsequently annealed in air at 550 C for 1 h to achieve surface blistering and reveal the implanted area. During annealing, the implanted hydrogen atoms coalesce along the implant projected range where there is a high density of defects after implantation to form buried microcavities. Upon annealing, the internal pressure causes local surface exfoliation manifesting in surface blistering [21] , [22] . Surface blistering only takes place at the hydrogen implanted region and there are only very minor effects of implantation area caused by lateral hydrogen diffusion. The surface bubbles about 1 m in diameter are visible under the naked eyes and easily observed using scanning electron microscopy (SEM), as shown in Fig. 4 . In the first set of samples implanted using a constant , the implanted area increases with a larger grid hole diameter as shown in Fig. 5 and the trend is quantitatively in agreement with our simulation results (the error bars in the figure indicate the unclear blistering boundaries). Another set of samples implanted using a constant show similar quantitative agreement with our theoretical data as shown in Fig. 6 . Hence, and are the two main parameters determining the implantation area in DC-PIII. Varying will change the potential contours in the lower chamber while changing will affect the numbers of hydrogen ions diffusing from the top chamber. Hence, should be below 25 cm with respect to the placement of the sample to the conducting grid in our equipment. In order to improve the lateral implant uniformity, a guard-ring-type extension can be added to the sample chuck to flatten the electric field in the vicinity of the wafer to achieve primarily normal incidence. In conclusion, with respect to the control of the implanted area, our results show that the effects of the extraction hole radius are the largest, followed by the placement of the sample to the conducting grid , and has the smallest effects.
IV. CONCLUSION
Our theoretical simulation and experimental results show that by properly adjusting , , and , the implanted area can be conveniently controlled in DC-PIII. The novel technique of employing a grounded conducting grid to separate the chamber into two parts is demonstrated. Hydrogen implantation induced surface exfoliation shows that hydrogen ions not only can be extracted from the upper chamber through the conducting grid to implant onto the silicon substrate, but also the implanted area can be effectively controlled. Therefore, DC-PIII is an economical and efficacious technique for the treatment of planar materials and components such as SOI.
